English
You are here:
Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP
Data rates for the DisplayPort transmitter PHY version 1.4 range from 1.62Gbps (RBR) to 5.4Gbps (HBR2). Integrated 100-ohm termination resistors, a built-in equalizer with configurable analogue features, and common-mode biassing Terminator resistance, BGR voltage, regulator voltage, and CDR bandwidth Support 1.8V/0.9V power supplies for internal analogue signal monitoring and PLL testing.
View Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP full description to...
- see the entire Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP datasheet
- get in contact with Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP Supplier
Block Diagram of the Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP
Display Port1.4 Rx IP IP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
- Display Port 1.4 Rx PHY & Controller IP (Silicon Proven in IDM 180nm /150nm)
- Display Port 1.2 Tx PHY & Controller IP (Silicon Proven in STMicro 28FDSOI)
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC