English
You are here:
Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC
The DisplayPort transmitter PHY version 1.4 supports data rates between 1.62Gbps (RBR) to 5.4Gbps (HBR2). built-in equalizer with programmable analogue features, 100-ohm termination resistors, and common-mode biassing the CDR bandwidth, the regulator voltage, the BGR voltage, and the terminator resistance Support 1.8V/0.9V power supplies for internal analogue signal monitoring and PLL testing.
View Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC full description to...
- see the entire Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC datasheet
- get in contact with Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC Supplier
Block Diagram of the Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC
Display Port Tx IP in UMC 28nm IP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 40SP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 55SP
- Display Port 1.2 Tx PHY & Controller IP (Silicon Proven in STMicro 28FDSOI)
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 28HPC
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 55SP