DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
Control is managed by Descriptors initialed by the Control/Status Register Interface, with the Descriptors read in from memory via the AXI4 MM Read Channel and processed with the DMA data transfer information.
Digital Blocks offers two version releases of the DB-DMAC-MC2-DL-MM2S-S2MM:
• High AXI bandwidth throughput version with internal control plane that keeps the data interfaces transferring data at the full AXI Interface capabilities.
• Nominal bandwidth throughput version requiring less control plane VLSI resources at a lower licensing cost
View DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List full description to...
- see the entire DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List datasheet
- get in contact with DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List Supplier
Block Diagram of the DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
AXI4-Stream Interface IP
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- DMA AXI4-Stream Interface to AXI Memory Map Address Space
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- Receives video data from Flir's Lepton IR-sensors, Video over SPI (VoSPI)
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface