English
You are here:
DP1.2 Transmitter PHY_40nm
Innosilicon DP TX IP is designed to transmit video, audio and auxiliary data from system host device to a display device for display applications.
Innosilicon DP TX IP contains the digital logic and the physical layer. The digital logic receives video and auxiliary data from the controller and outputs these data to physical layer for further process.
The physical layer contains the main link, the AUX channel, PLL, and bias circuit. The main link contains 4 high speed data channels to transmit video and other stream data. Each data channel consists of serializer and driver. The serializer converts the parallel input data to 1-bit high speed serial stream and the driver converts the digital serial data to low swing differential signals with typical AC-coupled connection. The data rate is up to 5.4Gbps per channel.
The AUX channel employs half-duplex, bidirectional link to transmit and receive auxiliary information, such as EDID information and link status, between a transmitter and a receiver device. PLL generates the clocks required by data channels and the digital logic. The bias circuit generates voltage and current reference.
Innosilicon DP TX IP offers reliable implementation for DisplayPort interface, which can be integrated in the SOC used in multimedia device.
Innosilicon DP TX IP contains the digital logic and the physical layer. The digital logic receives video and auxiliary data from the controller and outputs these data to physical layer for further process.
The physical layer contains the main link, the AUX channel, PLL, and bias circuit. The main link contains 4 high speed data channels to transmit video and other stream data. Each data channel consists of serializer and driver. The serializer converts the parallel input data to 1-bit high speed serial stream and the driver converts the digital serial data to low swing differential signals with typical AC-coupled connection. The data rate is up to 5.4Gbps per channel.
The AUX channel employs half-duplex, bidirectional link to transmit and receive auxiliary information, such as EDID information and link status, between a transmitter and a receiver device. PLL generates the clocks required by data channels and the digital logic. The bias circuit generates voltage and current reference.
Innosilicon DP TX IP offers reliable implementation for DisplayPort interface, which can be integrated in the SOC used in multimedia device.
View DP1.2 Transmitter PHY_40nm full description to...
- see the entire DP1.2 Transmitter PHY_40nm datasheet
- get in contact with DP1.2 Transmitter PHY_40nm Supplier