English
Inline Memory Encryption (IME) Security Module for DDR/LPDDR
You are here:
Dual Band 25.78125G/28Gbps SerDes/CDR Available in TSMC 28nm 9LM HPC+
Features
- Eye Monitor accessible through I2C
- Digital temperature readout
- 3 TAP FIR TX VML Output Driver
- Receiver Input CTLE
- Low Noise APLL based on LC oscillator
- I2C Interface
- Built in PRBS 9 and PRBS 31
- Adjustable Loop Bandwidth
- Lock Detection
- Available in 250um Pitch or Higher with DCAP Wrapper Cell
- Low Power
- Voltage Regulation on VCO
View Dual Band 25.78125G/28Gbps SerDes/CDR Available in TSMC 28nm 9LM HPC+ full description to...
- see the entire Dual Band 25.78125G/28Gbps SerDes/CDR Available in TSMC 28nm 9LM HPC+ datasheet
- get in contact with Dual Band 25.78125G/28Gbps SerDes/CDR Available in TSMC 28nm 9LM HPC+ Supplier