English
Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps
You are here:
Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process
UMC 55nm 1.0V Standard Performance (SP) Low-K Logic process synchronous, high density, Dual Port SRAM with row redundancy option.
View Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process full description to...
- see the entire Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process datasheet
- get in contact with Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process Supplier