English
Pre-verified Interface IP Subsystems reduce design risk and accelerate time-to-market
You are here:
Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm LL process
UMC 65nm low leakage RVT Logic Low_K process synchronous high density Dual Port SRAM memory compiler with redundancy elements and bist testing interface.
View Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm LL process full description to...
- see the entire Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm LL process datasheet
- get in contact with Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm LL process Supplier