English
You are here:
Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm SP process
UMC 65nm SP/RVT Logic and HVT Low-K process synchronous, high density, Dual Port SRAM compiler with the row redundancy option.
View Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm SP process full description to...
- see the entire Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm SP process datasheet
- get in contact with Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm SP process Supplier