400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
DVB-T/H Modulator
The modulator core implements the framing functions as defined by ETSI EN 300 744 V1.5.1 (2004-11)
The MW_DVB-T/H core is designed to achieve high performance for a single chip FPGA based design.
The modulator core is deliverable in DVB-T only functionality or in DVB-T/H configuration.
A reduced 2k compact version of the DVB-T core is deliverable.
FPGA netlist only or complete design environment package are deliverable.
Internal 20-bit architecture for high level MER and BER performances.
View DVB-T/H Modulator full description to...
- see the entire DVB-T/H Modulator datasheet
- get in contact with DVB-T/H Modulator Supplier