Emulation of RF and channel impairments in Verilog

The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmission. When connected to a physical layer (PHY) core, the VRF IP core replaces a real RF device between TX-DAC output and RX-ADC input.

• see the entire Emulation of RF and channel impairments in Verilog datasheet
• get in contact with Emulation of RF and channel impairments in Verilog Supplier