Endpoint for Gen1 PCI Express
The Xilinx Endpoint solution for Gen PCI Express® includes a PCI Express 1-lane, 4-lane, and 8-lane complete endpoint core and a PCI Express PIPE Interface Protocol Layer core. In addition a PCI Express Endpoint Development Kit is also available. These solutions can be used in communication, multimedia, server and mobile platforms and enables applications such as high-end medical imaging, graphics intensive video games, DVD quality streaming video on the desktop and 10 Gigabit Ethernet interface cards. This core combined with other Xilinx connectivity solutions help customers preserve their investment in older technologies by allowing seamless bridging to other standard and proprietary interfaces.
View Endpoint for Gen1 PCI Express full description to...
- see the entire Endpoint for Gen1 PCI Express datasheet
- get in contact with Endpoint for Gen1 PCI Express Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC