Error Correction Checking (ECC) Core

The Xilinx LogiCORE™ IP ECC core is ideal for robust data transmission with error correction and checking capabilities. The adaptable core supports Hamming and Hsiao algorithms for Single Error Correction and Double Error Detection (SEC-DED) error correction codes (ECC). The ECC core supports data widths between 4 and 128 bits and can be used with internal and external memories and with high speed Multi Gigabit transceivers.

• see the entire Error Correction Checking (ECC) Core datasheet
• get in contact with Error Correction Checking (ECC) Core Supplier