Home
Search Silicon IP
Search Verification IP
Latest News
Industry Articles
Industry Expert Blogs
Videos
Events

≡ Menu Design And Reuse

|
Company
|
D&R China
|
dr-embedded.com
|
Wiki
|
English Chinese

Login
|
Subscribe to D&R SoC News Alert

Design And Reuse

Search IP
News
- Categories
- Latest News
  - ARM versus Qualcomm court case opens
    Wednesday Dec. 18, 2024
  - Andes Technology Partners with ProvenRun to Strengthen RISC-V Trusted Execution Environment
    Wednesday Dec. 18, 2024
  - sureCore teams with Sarcina to package cryo chips
    Tuesday Dec. 17, 2024
Industry Articles
- Categories
- Featured Articles
  - Quantum Readiness Considerations for Suppliers and Manufacturers
    Monday Dec. 16, 2024
  - A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
    Monday Dec. 16, 2024
  - The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
    Monday Dec. 02, 2024
Blogs
- Industry Expert Blogs
  - From Concept to Reality: Understanding the Cadence Analog IC Design Flow
    Cadence Blog - Vishnu Teja S, Cadence
  - Enhancing IoT System Performance with Smart Memory Partitioning
    Weebit Nano Blog - Eran Briman, Weebitnano
  - Enabling Massive AI Clusters with the Industry's First Ultra Ethernet and UALink IP Solutions
    - Jon Ames, Ron Lowman (Synopsys)
Videos
Events
- IP-SOC 2024 Archives

Choose a filter
- Full Site Search
- Silicon IP
- Verification IP
- Software IP
- News
- Industry Articles

You are here:

Silicon IP Catalog
Processor Solutions
Building Blocks
Filter

Filter IP Core

Refine your search >>

Narrow your Selection

Search within "Filter"

Product Sub-category

Adaptive Filter (12)
Finite Impulse Response (23)
Infinite Impulse Response (6)
Other (15)

Refine by ASIC Foundry

GLOBALFOUNDRIES

180nm

Jazz

180nm

TSMC

12nm
16nm

Tower

180nm

UMC

180nm

XFab

180nm

Refine by FPGA Package

Altera

APEX 20KC
APEX 20KE
APEX II
Arria GX
Arria II GX
Arria II GZ
Arria V GT
Arria V GX
Cyclone
Cyclone II
Cyclone III
Cyclone III LS
Cyclone IV GX
Cyclone V GT
Cyclone V GX
Cyclone V SE
Cyclone V ST
Cyclone V SX
HardCopy
HardCopy II
HardCopy III
HardCopy IV E
HardCopy IV GX
MAX II
Stratix
Stratix GX
Stratix II
Stratix II GX
Stratix III
Stratix III E
Stratix IV
Stratix IV GT
Stratix IV GX
Stratix V E
Stratix V GT
Stratix V GX

Lattice

LatticeEC/ECP
LatticeECP2
LatticeECP2M
LatticeECP3
LatticeSC
LatticeSCM
LatticeXP
LatticeXP2
MachXO
MachXO2
Platform Manager
Power Manager II
ispClock
ispMACH 4000

Microsemi

Axcelerator
Fusion
IGLOO
IGLOO PLUS
IGLOO nano
MX
ProASIC3
ProASIC3 nano
ProASIC3L
ProASICPLUS
RT ProASIC3
RTAX-S/SL/DSP
RTSX-SU
SX-A
SmartFusion
eX

Xilinx

Artix-7
Kintex UltraScale
Kintex-7
Spartan-3
Spartan-3 XA
Spartan-3A
Spartan-3A DSP
Spartan-3A DSP XA
Spartan-3A XA
Spartan-3AN
Spartan-3E
Spartan-3E XA
Spartan-6
Spartan-6 LX
Spartan-6 LXT
Spartan-6 XC
UltraScale
UltraScale+
Virtex UltraScale
Virtex-4
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-4 XA
Virtex-5
Virtex-5 FX
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SX
Virtex-5 SXT
Virtex-5 TXT
Virtex-6
Virtex-6 -1L
Virtex-6 CXT
Virtex-6 HXT
Virtex-6 LX
Virtex-6 LXT
Virtex-6 SXT
Virtex-7
Virtex-7 XT
Virtex-II Pro
Zynq-7000

Refine by Provider

To get full access, please login here.

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for Filter IP Core products
Contact information for Filter IP Core Suppliers

Please log in here to your account.

New user ? Signup here.

Filter IP Listing

44 IP Cores (1 - 40)

Looking for a specific IP ?
Save time, post your request

Multi Channel FIR Filter

Finite Impulse Response (FIR) filters are important building blocks in signal processing. beam processing, diffraction compensation, equalisation and various signal processing applications. ...

1
12-bit 250MHz Decimation filter with 43 taps

The ODT-DSP-DEC-43T250M-T16 is a 12-bit 250MHz Decimation filter with 43 taps in a 12/16nm CMOS process. The 43 Tap Decimation filter reduces the output data rate (fDOUT) by a factor of 4 ...

2
12-bit 250MHz interpolation filter with 43 taps

The ODT-DSP-INT-43T250M-T16 is a 12-bit 250MHz interpolation filter with 43 taps in a 12/16nm CMOS process. The 43 Tap interpolation filter increases output data rate (fDOUT) to the DAC by ...

3
Histogram Equalisation for SD and HD video

Reduce dynamic range and/or improve contrast in video images.

4
Power and Ground BondPads that include CC-100IP Digital and Switching Circuit Power Reduction Technology, Featuring 20% to 40% Total Dynamic Power Reduction

All electronic systems that use CMOS digital circuits generate EM noise and currents (overlap current) as an undesired byproduct of their function. These overlap current impulses are too high ...

5
3D, motion adaptive, video noise reduction IP core

Don't waste your compressed video bandwidth by encoding noise. Noise from CMOS image sensors, decoding and/or transmission may use up to 20% of your compressed video bandwidth. Reduce this ...

6
Adaptive 2D median filter for SD and HD video

Reduce salt and pepper noise, remove missing pixels, or reduce dropouts in video, The PT11's adaptive mode reduces the high frequency corruption typical of fixed median filters.

7
Ultra-speed FIR Filter

FIR filter designed for very high sample rate applications. Organized as a systolic array, the filter is modular and scalable, permitting the user to specify large order filters without compromising ...

8
Symmetrical FIR Filter

FIR filter designed for high sample rate applications with symmetrical coefficients and an even or odd number of taps. Features configurable coefficients and data width. Design uses only half ...

9
IIR Filter Second-Order-Section

2nd order IIR filter sometimes referred to as a 'bi-quad'. Internally, it has a fully pipelined architecture permitting the highest possible sample rates for IIR filtering. The SOS block is ...

10
N-channel Multiplexed FIR Filter

Multi-channel FIR filter permits any number of inputs to be multiplexed into the same filter architecture. Much cheaper than using multiple FIR filter designs in parallel. Ideal for filtering ...

11
Hyper-Decoupling Capacitor with a Capacitance Multiplication, Series Inductance Nullification, Cybersecurity Enhancement and an Energy Harvesting capabilities

The CC-100 IP is a Hyper-decoupling capacitor with a Capacitance Multiplication, Series Inductance Nullification, Cybersecurity Enhancement and an Energy Harvesting capabilities. The Hyper-Bypass ...

CC-100 IP Generic Spice Based Behavioral Model

12
CC-100IP-MB Electric Vehicle Mileage Booster IP

CC-100IP-MB re-cycles system noise and surge current, preventing the deep discharge of system DC-Link and Reservoir Capacitors, reducing the amount of deep re-charge required from EV conversion ...

CC-100 IP-MB Generic Spice Base Behavioral Model

13
CC-100IP-PI Power Integrity Enhancement IP

The CC-100IP-PI on Chip IP Block is an on-chip adjustable Impedance Controlled Hyper- capacitor with a Capacitance Multiplication, Series Inductance Nullification, Cybersecurity Enhancement ...

Generic Spice Model for the CC-100-PI Power integrtity IP

14
RLS Adaptive Filter

The QR-Decomposition Least Squares Lattice (QRD-LSL) core is a high throughput IP core that finds application in challenging adaptive filtering. It computes the Recursive Least Squares solution ...

15
ASIP-1

The programmable filter engine (PFE) is a configurable and expandable IP that implements FIR, decimation, interpolation and IIR filtering functions. The user is afforded the ability to allocate ...

16
RGB to CCIR 601 / 656 Encoder

The Digital Blocks DB1892AXI RGB to CCIR 601 / CCIR 656 Encoder interfaces RGB data along with synchronization signals from a LCD Controller such as Digital Blocks' DB9000 TFT LCD Controller ...

17
Additive White Gaussian Noise Generator

A configurable AWGN generator that can be used as emulator of a noisy transmission channel.

18
Digital IIR filter with APB interface

A range of 5th to 11th order digital IIR filters for conditioning and optionally decimating data from an external source and to DMA the output into processor memory. The filter is available ...

19
Digital FIR filter with APB interface

The eSi-FIR core provides an interface to filter and decimate time interleaved multi-channel data.

20
ASIP-2

The FFT/IFFT/DCT engine is an application specific instruction set processor (ASIP) optimized for the implementation of Fourier and cosine transforms, while also supporting general FIR equations. ...

21
FIR Compiler

The Altera® FIR Compiler II MegaCore function generates finite impulse response (FIR) filters customized for Altera devices. You can use the IP Toolbench interface to implement a variety of ...

22
FFT Compiler

Lattice's FFT Compiler offers forward and inverse Fast Fourier Transforms for point sizes from 64 to 16384. This IP core can be configured to perform forward FFT, inverse FFT (IFFT) or port ...

23
Distributed Arithmetic FIR (DA-FIR) Filter Generator

The Lattice Distributed Arithmetic Finite Impulse Response (DA-FIR) Filter Generator IP implements a highly configurable, multi-channel DA-FIR filter, using distributed arithmetic algorithms ...

24
Core generator for finite impulse response filters

CoreFIR is a core generator for finite impulse response (FIR) filters. The core generator uses a distributed arithmetic implementation methodology to create FPGA-based digital filters. The ...

25
NTSC/PAL Adaptive 3D Comb Filter and Noise Reducer

Implemented in approximately 50,000 gates, the AVQ3000 is a silicon-efficient, high-quality solution for video decoding, noise reduction and video compression pre-processing. Using Adaptive ...

26
CIC Compiler

CIC filters (also known as Hogenauer filters) are computationally efficient for extracting baseband signals from narrow-band sources using decimation and for constructing narrow-band signals ...

27
FIR Compiler

The Finite Impulse Response (FIR) Filter is one of the most ubiquitous and fundamental building blocks in DSP systems. Although its algorithm is extremely simple, the variants on the implementation ...

28
2D FIR Filter

The 2D FIR Filter IP core performs real-time 2D convolution of windowed portions of incoming video frames with coefficient matrices held in internal memory. Its flexible architecture supports ...

29
LMS Adaptive Channel Equalizer

The AH1001_LEQ LMS Adaptive Channel Equalizer (LEQ) FPGA core provides a 17-tap Least Mean Squares (LMS) signed-error adaptive Channel Equalizer in a single module. The core provides automatic ...

30
FIR Compiler II

The Altera® FIR Compiler II MegaCore function generates finite impulse response (FIR) filters customized for Altera devices. You can use the IP Toolbench interface to implement a variety of ...

31
DAC Correction Filter

The DAC Correction Filter FPGA core family provides correction in the discrete-time digital domain for the sin(x)/x frequency response of a typical Digital to Analog Converter (DAC). The DCF ...

32
Wideband Digital Down Converter (Digital DDC)

The IPrium-Wideband-DDC IP core is full-featured wideband digital downconverter and includes complex digital mixer and digital decimation filter with signal gain and phase correction.

33
FIR Filter Generator

A Finite Impulse Response (FIR) filter performs a convolution of an input data sequence with the filter's impulse response (the discrete-time inverse Fourier transform of its desired frequency ...

34
Parallel FIR Filter

Many digital systems use filters to remove noise, provide spectral shaping, or perform signal detection. Two common filters that provide these functions are Finite Impulse Response (FIR) and ...

35
Serial FIR Filter

Many digital systems use filters to remove noise, provide spectral shaping, or perform signal detection. Two types of common filters that provide these functions are Infinite Impulse Response ...

36
High performance symmetric digital filter

37
High performance asymmetric digital filter

38
Fast sort IP core

The Fast sort IP core is a AXI-compatible digital hardware block with internal data sorting algorithm. Hardware implementation of a sorting algorithm reduces complexity of a software data processing, ...

39
TX & RX FIR Filter specifically to support DSP Application

Synthesizable, technology-independent IP Core for FPGA/ASIC and SoC ; Coded with Verilog ; It support 2 type of filters, Equiripple and Root Rise Cosine (RRC) ; 16/12-bit Fixed-Point Representation/Operation ...

40

Previous Page | 1 | 2 | Next Page

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy