English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
A programmable fully digital PLL designed to lock to an incoming clock source and produce an output clock. It is ideal as a clock generator for digital designs, but not intended for analog blocks like ADC/DAC or SERDES clocking. This digital PLL has ultra-low area and low implementation charges due to predictable digital design. Additional information maltsystem.ru/en/product/ip-blocks
View Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz full description to...
- see the entire Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz datasheet
- get in contact with Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz Supplier
Block Diagram of the Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
