GF L12LLP 12nm Clock Generator PLL - 125MHz-625MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock input, a 1-4096 divider in the internal feedback path, and a 1-8 divider at the output. The outputs are 50% duty cycle for all output divider values.

• see the entire GF L12LLP 12nm Clock Generator PLL - 125MHz-625MHz datasheet
• get in contact with GF L12LLP 12nm Clock Generator PLL - 125MHz-625MHz Supplier