GF L40LP 40nm DDR DLL - 112MHz-560MHz
TCI can configure this block to have almost any number of slaves (which delay the arbitrary signals) with a single master section (which establishes the time base) to minimize area and power. The slave delays can be independently set to precise values or dynamically adjusted after determining the boundaries of a data eye. The DDR DLL has excellent linearity and very high resolution.
TCI can also configure this block to output multi-phase clocks directly from the reference clock.
View GF L40LP 40nm DDR DLL - 112MHz-560MHz full description to...
- see the entire GF L40LP 40nm DDR DLL - 112MHz-560MHz datasheet
- get in contact with GF L40LP 40nm DDR DLL - 112MHz-560MHz Supplier