GMII to RGMII
The Xilinx LogiCORE™ IP Gigabit Media Independent Interface (GMII) to Reduced Gigabit Media Independent Interface (RGMII) design provides the RGMII between RGMII-compliant Ethernet physical media devices (PHY) and the embedded Gigabit Ethernet controller in the Zynq®-7000 devices. This core can be used in all three modes of operation (10/100/1000 Mb/s). The Management Data Input/Output (MDIO) interface is used to determine the speed of operation. This core is capable enough to switch dynamically between different speed modes of 10/100/1000 Mb/s.
View GMII to RGMII full description to...
- see the entire GMII to RGMII datasheet
- get in contact with GMII to RGMII Supplier
Embedded IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- RT-640 Embedded Hardware Security Module (HSM) for Automotive ASIL-B
- RT-645 Embedded Hardware Security Module (HSM) for Automotive ASIL-D
- Secure-IC Securyzr™ Tunable Cryptography solutions with embedded side-channel protections: AES - SHA2 - SHA3 - PKC - RSA - ECC - Crystals Kyber - Crystals Dilithium - XMSS - LMS - SM2 - SM3 - SM4 - Whirlpool - CHACHA20 - Poly1305
- 32-bit Embedded RISC-V Functional Safety Processor
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.