GSMC 0.18um 3.3v APLL

This IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 300MHz to 600MHz. By setting different value of DM(4:0) and DN(6:0) according to different REFIN, CLKO will be locked at the multiples of input frequency.

View GSMC 0.18um 3.3v APLL full description to...

see the entire GSMC 0.18um 3.3v APLL datasheet
get in contact with GSMC 0.18um 3.3v APLL Supplier

PLL phase locked loop IP

Phase Locked Loop (PLL) Frequency Synthesizer Core
Phase Locked Loop (PLL) Module
Phase Locked Loop (PLL) Macro
200 MHz—800 Mhz Phase Locked Loop IP Block
5GHz to 13.5GHz Phase Locked Loop IP Block
2000 to 2800 MHz Phase Locked Loop

See more PLL phase locked loop IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy