H.264 4K Decoder - Supports 4KP60, 4:2:2, 10Bits

The H.264 Decoder Core is a highly optimized, high resolution decompression engine targeted primarily at FPGAs. It is well suited for various applications ranging from broadcast and professional video to high end consumer electronics.

The decoder design is fully autonomous and does not require any external processor to aid the decode operation. The IO interface comprises of an input FIFO and an output frame buffer. Decoded data can also be provided on a serial bus with embedded sync information. The decoder requires DDR SDRAM to store reference pictures.

The decoder solution is available either as a FPGA netlist or in source code format and can be customized to meet the requirements of end users.

• see the entire H.264 4K Decoder - Supports 4KP60, 4:2:2, 10Bits datasheet
• get in contact with H.264 4K Decoder - Supports 4KP60, 4:2:2, 10Bits Supplier