English
You are here:
Hamming Code ECC
The RTL is configurable for number of message bits that need ECC protection. Once RTL is generated it is fixed.
1- RTL has no RAMS/ROMS/Flip Flops.
2- No iterative Feedback in the pipeline
It can do 1 bit error correction and 2 bit error detection.
It is a completely asynchronous design for encoder and decoder
1- RTL has no RAMS/ROMS/Flip Flops.
2- No iterative Feedback in the pipeline
It can do 1 bit error correction and 2 bit error detection.
It is a completely asynchronous design for encoder and decoder
View Hamming Code ECC full description to...
- see the entire Hamming Code ECC datasheet
- get in contact with Hamming Code ECC Supplier
Block Diagram of the Hamming Code ECC IP Core
