The HARD_TEMAC described in this document has been designed incorporating the applicable features described in IEEE Std. 802.3-2002. Differences between that specification and the Xilinx HARD_TEMAC implementation are highlighted and explained in the Specification Exceptions section. The HARD_TEMAC is an intellectual property (IP) soft core designed for implementation in a Virtex-4 FX FPGA.
View
Hard-core Tri-mode Ethernet MAC
full description to...
see the entire
Hard-core Tri-mode Ethernet MAC
datasheet
get in contact with
Hard-core Tri-mode Ethernet MAC
Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.