English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
HBM3 Controller
The HermesCORE High-Bandwidth Memory Generation 3 (HBM3) controller is ideal for applications involving graphics, high-performance computing, high-end networking, and communications that require very high memory bandwidth, lower latency, and more density. The controller can be delivered as part of a complete HBM3 memory subsystem with an integrated HBM3 PHY.
Breaking through the memory wall, the Alphawave Semi HBM3 memory subsystem supports data rates up to 8.4 Gbps per data pin. The HBM3 interface features 16 independent channels, each containing 64 bits for a total data width of 1024 bit. The HBM3 controller fully complies with the HBM3 JEDEC standard and translates user requests into the HBM command sequence and handles memory refresh, bank/page management, and power management on the interface. The Alphawave Semi HBM3 Controller offers multiple configurable options to fine-tune efficiency for SoC custom workloads.
Breaking through the memory wall, the Alphawave Semi HBM3 memory subsystem supports data rates up to 8.4 Gbps per data pin. The HBM3 interface features 16 independent channels, each containing 64 bits for a total data width of 1024 bit. The HBM3 controller fully complies with the HBM3 JEDEC standard and translates user requests into the HBM command sequence and handles memory refresh, bank/page management, and power management on the interface. The Alphawave Semi HBM3 Controller offers multiple configurable options to fine-tune efficiency for SoC custom workloads.
View HBM3 Controller full description to...
- see the entire HBM3 Controller datasheet
- get in contact with HBM3 Controller Supplier
Block Diagram of the HBM3 Controller IP Core
