English
You are here:
High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
View High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP full description to...
- see the entire High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP datasheet
- get in contact with High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- eTCAM (Embedded Ternary Content Addressable Memory IP
- eTCAM (Embedded Ternary Content Addressable Memory IP
- Ethernet MAC IP, 10/100/1G Ethernet MAC, DMA (Direct Memory Access) function embedded, Soft IP
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Memory Controller for embeded systems supporting SDRAM and NandFlash, with bootstrap loader