English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
High Density Via Programmable ROM Compiler - TSMC 55 nm CLN55GP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
View High Density Via Programmable ROM Compiler - TSMC 55 nm CLN55GP full description to...
- see the entire High Density Via Programmable ROM Compiler - TSMC 55 nm CLN55GP datasheet
- get in contact with High Density Via Programmable ROM Compiler - TSMC 55 nm CLN55GP Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- eTCAM (Embedded Ternary Content Addressable Memory IP
- eTCAM (Embedded Ternary Content Addressable Memory IP
- 13.56MHz NFC Transceiver IP
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Memory Controller for embeded systems supporting SDRAM and NandFlash, with bootstrap loader