English
You are here:
High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
C910 utilizes a 12-stage superscalar pipeline, is compatible with RISC-V architecture, and is enhanced for arithmetic operations, memory access and multi-core synchronization. It also has a standard memory management unit and can run operation systems such as Linux. Utilizing a 3-issue and 8-execution out-of-order execution architecture, it can be equipped with a single/double-precision floating point engine. It can be further equipped with a vector computing engine for AI acceleration, making it suitable for application fields requiring high-performance, such as 5G and artificial intelligence.
View High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine full description to...
- see the entire High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine datasheet
- get in contact with High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine Supplier
Block Diagram of the High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
CPU IP
- High Bandwidth Out-of-Order RISC-V CPU IP Core
- Compact, low-power 32-bit RISC CPU
- High-performance 32-bit RISC CPU
- All in one solution for AI in RISC-V
- 2D (vector graphics) GPU IP Further advanced architecture for minimized CPU load and increased pixel performance in vector processing
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load