English
GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
You are here:
High Speed Integer PLL IP
The PLL IP is a high speed, wide range, integer PLL with small physical area.
PLL is designed to multiply an input clock signal by an integer 40 and 50. The output is 2.5GHz with 50% duty cycle with quadrature phases.
PLL is designed to multiply an input clock signal by an integer 40 and 50. The output is 2.5GHz with 50% duty cycle with quadrature phases.
View High Speed Integer PLL IP full description to...
- see the entire High Speed Integer PLL IP datasheet
- get in contact with High Speed Integer PLL IP Supplier
Block Diagram of the High Speed Integer PLL IP IP Core
High Speed Integer PLL IP IP
- Ultra low Power High Speed 600MHz lnteger-N PLL IP Core
- Ultra low Power High Speed 500MHz integer-N PLL IP Core
- Ultra low Power High Speed 400MHz lnteger-N PLL IP Core
- Ultra low Power High Speed 150MHz integer-N PLL IP Core
- Wide Range Integer PLL - TSMC 16 CLN16FF+GL
- Wide Range Integer PLL - TSMC 16 CLN16FF+LL