English
You are here:
High Speed Low Jitter 16GHz Output LC PLL
Terminus Circuits offers an Analog Phase Locked Loop which is a LC oscillator-based integer-N PLL IP powered at 900 mV. The PLL operates with input reference frequency of 100 MHz makes it applicable for multi-standard clocking applications. The output frequency is 16 GHz, 8 GHz and 4GHz with quadrature outputs for 8GHz and 4GHz.
A reset sequence is designed to achieve phase lock on power up or mode change.
The PLL needs a dedicated power supply to reduce the effect of supply noise on it.
The frequency output is applicable for multiple protocols.
A reset sequence is designed to achieve phase lock on power up or mode change.
The PLL needs a dedicated power supply to reduce the effect of supply noise on it.
The frequency output is applicable for multiple protocols.
View High Speed Low Jitter 16GHz Output LC PLL full description to...
- see the entire High Speed Low Jitter 16GHz Output LC PLL datasheet
- get in contact with High Speed Low Jitter 16GHz Output LC PLL Supplier
Block Diagram of the High Speed Low Jitter 16GHz Output LC PLL
Low Jitter IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Low Phase Noise, High-performance Digital LC PLL
- Low jitter 4.96GHz to 5.6GHz PLL in TSMC N40
- PCIe/HCSL Differential IO Buffer - TSMC 16FFC
- Low jitter, low-power clock-deskew PLL operating from 6GHz to 9.5GHz
- Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz