GDDR6 Memory PHY - TSMC 7nm
Highly scalable performance for classic and generative on-device and edge AI solutions
TSMC 3nm (N3E) 1.8V SD/eMMC PHY, multiple metalstacks
TSMC 3nm (N3E) 1.2V/1.8V GPIO with 1.8V Failsafe Libraries
Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Automotive Ethernet Security Using MACsec
Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Key Observations from CES 2025 - a CMO's Perspective
Revolutionizing AI Applications with Arasan's MIPI CSI-2 and C/D-PHY Integration
Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
Join D&R
Already on D&R? Sign in
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
