NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Host Controller without Integrated DMA
addressing windows are provided - one for the primary IDE interface and one for the secondary. This core is compatible with ATA-4 with Ultra ATA-33, -66, -100, and -133 extensions. However, single-word DMA is not supported.
View Host Controller without Integrated DMA full description to...
- see the entire Host Controller without Integrated DMA datasheet
- get in contact with Host Controller without Integrated DMA Supplier
Storage IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- High Performance NVMe for PCIe-based storage
- PCIe 5.0 PHY IP for Storage and High-Bandwidth Connection
- AES-XTS for Storage Encrypt/Decrypt Core
- USB 2.0 Mass Storage Devices Design Platform
- Zynq SATA Storage Extension - Production Reference Design