NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
HSTL Specialty IO - Samsung 65 nm CMOS10LP
View HSTL Specialty IO - Samsung 65 nm CMOS10LP full description to...
- see the entire HSTL Specialty IO - Samsung 65 nm CMOS10LP datasheet
- get in contact with HSTL Specialty IO - Samsung 65 nm CMOS10LP Supplier
Interface IP IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface