English
You are here:
I2C Bus Master / Slave Controller Interface with FIFO
The I2C is a two-wire, bi-directional serial bus, which provides a simple and efficient method of short distance data transmission between many devices. The I2C MS core provides an interface between a microprocessor / microcontroller and I2C bus. It can work as a master or slave transmitter/receiver depending on a working mode determined by the microprocessor/microcontroller. The I2C MS core incorporates all features required by the latest I2C specification, including clock synchronization, arbitration, multi master systems and a high-speed transmission mode (the I2C MS supports all transmission speed modes). Built-in timer allows operation from wide range of clk frequencies. The I2C MS is technology independent, so either VHDL or VERILOG design can be implemented in variety of process technologies. Furthermore, it can be also completely customized in accordance to your needs. The I2C MS is delivered with fully automated test bench and complete set of tests, allowing easy package validation at each stage of SoC design flow.
View I2C Bus Master / Slave Controller Interface with FIFO full description to...
- see the entire I2C Bus Master / Slave Controller Interface with FIFO datasheet
- get in contact with I2C Bus Master / Slave Controller Interface with FIFO Supplier
i2c bus controller IP
- Configurable CAN Bus Controller IP with Flexible Data-Rate
- I2C Master/Slave Controller Core IP
- I2C Master Controller w/FIFO (APB Bus)
- I2C Master / Slave Controller w/FIFO (AHB & AHB-Lite Bus)
- I2C Master / Slave Controller w/FIFO (APB Bus)
- I2C Slave Controller w/FIFO (APB or AHB or AHB-Lite or AXI-Lite Bus)