English
You are here:
I2C Slave with AHB Master Bridge (I2C2AHB)
The DB-I2C-S-AHB-BRIDGE is an I2C Slave Controller IP Core focused on low VLSI footprint ASIC / ASSP designs not requiring internal configuration & control registers (and thus no local host CPU required). The DB-I2C-S-AHB-BRIDGE processes the I2C protocol & physical layers, and receives & transmits bytes with respect to the I2C payload via a bridge AHB Master Interface to user registers or memory.
The DB-I2C-S-AHB-BRIDGE runs off the AHB Master external clock input within the ASIC / ASSP, providing a synchronous design while offering I2C spike filtering of SDA and SCL.
The DB-I2C-S-AHB-BRIDGE runs off the AHB Master external clock input within the ASIC / ASSP, providing a synchronous design while offering I2C spike filtering of SDA and SCL.
View I2C Slave with AHB Master Bridge (I2C2AHB) full description to...
- see the entire I2C Slave with AHB Master Bridge (I2C2AHB) datasheet
- get in contact with I2C Slave with AHB Master Bridge (I2C2AHB) Supplier
I2C Slave Controller IP
- I2C and SPI Master/Slave Controller
- I2C Master/Slave Controller Core IP
- I2C Master / Slave Controller w/FIFO (AHB & AHB-Lite Bus)
- I2C Master / Slave Controller w/FIFO (APB Bus)
- Hs-Mode I2C Controller - 3.4 Mbps, Master / Slave w/FIFO
- I2C Slave Controller - Low Power, Low Noise Config of User Registers