English
ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
You are here:
I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB)
The Digital Blocks DB-I2C-SMBus-MS-AMBA Controller IP Core is an I2C/SMBus Master/Slave Controller, interfacing a microprocessor via the AMBA AXI, AHB, or APB Bus to an SMBus Interconnect. Both I2C and SMBus protocols are supported.
View I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB) full description to...
- see the entire I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB) datasheet
- get in contact with I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB) Supplier
Block Diagram of the I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB)
