English
You are here:
IBM 65nm LPE Process 10Bit 2-Channel 40MHz ADC
The VeriSilicon I65LPEV25_ADC_06 IP is a 2.5V 10Bit 40MHz pipeline analog to digital converter capable of running at up to 80MHz conversion rate in one channel mode or 40MHz in I&Q channel mode，with 2Vp-p input range. The ADC cell implements a pipeline (1.5B per stage) sampling architecture which includes SHA, 8 scaled stages and 2bit flash stage. It has a fully differential structure and the power consumption is dynamically scalable with operating frequency.
View IBM 65nm LPE Process 10Bit 2-Channel 40MHz ADC full description to...
- see the entire IBM 65nm LPE Process 10Bit 2-Channel 40MHz ADC datasheet
- get in contact with IBM 65nm LPE Process 10Bit 2-Channel 40MHz ADC Supplier
IBM 65nm LPE Process 10Bit 2-Channel 40MHz ADC IP
- IBM 65nm Low Leakage Process 24 Bit Stereo Sigma-Delta ADC/DAC
- IBM 65nm Low Leakage Process 24 Bit Stereo Sigma-Delta ADC/DAC
- IBM 65nm 10SF Process 24-Bit Stereo Sigma-Delta ADC/DAC
- IBM 65nm 12-Bit 8-Input 1M/200k SAR ADC
- IBM 65nm CMOS 3-Channel 10-Bit 350Msps+ Current-Steering D/A Converter
- IBM 65nm CMOS 1-Channel 10-Bit 350Msps+ Current-Steering D/A Converter