Inline Wirebond 1.8V to 3.3V Multi-Voltage GPIO with 5V Open-Drain I/O
interfaces. Designed for 1.8V3.3V operation with a 0.9V core interface, the library includes general-purpose I/Os (150MHz, 75MHz, 25MHz), open-drain fail-safe I/Os, and analog signal support. Engineered for robust reliability, the I/O Library meets stringent ESD protection targets, including 2kV HBM and 500V CDM, ensuring resilience against electrostatic discharge events. Its unified power/ground bus architecture enhances signal integrity and domain isolation, with dedicated pads for
power distribution, reference voltages, and padring segmentation. The library also provides transition cells for seamless integration with TSMC 1.8V and RGMI I/Os. Designed for versatility, the I/O library supports multiple industry-standard protocols, including eMMC, I2C, I3C, SPI, SMBus, DDC, CEC, LPDDR, RGMII, UARTs, and more, making it ideal for a wide range of mixed-signal, high-speed digital, and analog-rich applications.
View Inline Wirebond 1.8V to 3.3V Multi-Voltage GPIO with 5V Open-Drain I/O full description to...
- see the entire Inline Wirebond 1.8V to 3.3V Multi-Voltage GPIO with 5V Open-Drain I/O datasheet
- get in contact with Inline Wirebond 1.8V to 3.3V Multi-Voltage GPIO with 5V Open-Drain I/O Supplier
TSMC IP
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- TSMC GF Intel Samsung Deskew Frequency Synthesizer PLL
- TSMC GF Intel Samsung Fractional-N Frequency Synthesizer PLL
- TSMC GF Intel Samsung Integer-N Frequency Synthesizer PLL
- TSMC Intel 32kHz Low-bandwidth Frequency Synthesizer PLL
- Complete USB Type-C Power Delivery PHY, RTL, and Software