English
DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
You are here:
LDO Capless Fast Response Series ( Vin = 3.0-3.6V; Vo = 1.05-1.15V; Io = 10mA ) - Toshiba 40nm
The SGC75 are low-dropout (LDO), high current,fast response, low quiescent linear regulator IP solution for integration on SoC. It offers high power supply rejection (PSRR),soft start and over current protection. The IP uses advanced control techniques to achieve excellent transient response and still maintain low dropout and low quiescent. The SGC75 family is stable without the need for any external output capacitor. It is specified from Tj = -40ºC to +125ºC and is designed to achieve 4% overall accuracy (over Load/Line/Temp/Process)
View LDO Capless Fast Response Series ( Vin = 3.0-3.6V; Vo = 1.05-1.15V; Io = 10mA ) - Toshiba 40nm full description to...
- see the entire LDO Capless Fast Response Series ( Vin = 3.0-3.6V; Vo = 1.05-1.15V; Io = 10mA ) - Toshiba 40nm datasheet
- get in contact with LDO Capless Fast Response Series ( Vin = 3.0-3.6V; Vo = 1.05-1.15V; Io = 10mA ) - Toshiba 40nm Supplier
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL
- Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF