NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
LDO General purpose Ultra Fast Response Series ( Vin = 1.6-2.75V; Vo = 0.9-1.275V; Io = 100mA ) - TSMC 65nm
View LDO General purpose Ultra Fast Response Series ( Vin = 1.6-2.75V; Vo = 0.9-1.275V; Io = 100mA ) - TSMC 65nm full description to...
- see the entire LDO General purpose Ultra Fast Response Series ( Vin = 1.6-2.75V; Vo = 0.9-1.275V; Io = 100mA ) - TSMC 65nm datasheet
- get in contact with LDO General purpose Ultra Fast Response Series ( Vin = 1.6-2.75V; Vo = 0.9-1.275V; Io = 100mA ) - TSMC 65nm Supplier
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL