English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
Linear LDO Low-Dropout Voltage Regulator TSMC
The agileLDO is a linear low-dropout voltage regulator (LDO) providing precision and programmable voltage regulation across a wide range of input and output voltages. The regulator architecture provides a high dynamic performance making it suitable for demanding digital applications. Whilst the low noise and high PSRR lends itself to powering noise-sensitive analog circuits.
View Linear LDO Low-Dropout Voltage Regulator TSMC full description to...
- see the entire Linear LDO Low-Dropout Voltage Regulator TSMC datasheet
- get in contact with Linear LDO Low-Dropout Voltage Regulator TSMC Supplier
Block Diagram of the Linear LDO Low-Dropout Voltage Regulator TSMC
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL