English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
Linear Regulator IP, Output: 1V/150mA, UMC 55nm SP process
3.3V to 1.0V with 150mA driving capability, Linear Regulator, UMC 55nm SP/RVT Low-K Logic process.
View Linear Regulator IP, Output: 1V/150mA, UMC 55nm SP process full description to...
- see the entire Linear Regulator IP, Output: 1V/150mA, UMC 55nm SP process datasheet
- get in contact with Linear Regulator IP, Output: 1V/150mA, UMC 55nm SP process Supplier
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA
- Power Deliver Network Monitoring and Droop Detection
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software