English
You are here:
Linear Regulator IP, Output: 2.8V/20mA, UMC 55nm SP process
3.3V to 2.8V with 20mA driving capability, Linear Regulator, UMC 55nm SP/RVT Logic process.
View Linear Regulator IP, Output: 2.8V/20mA, UMC 55nm SP process full description to...
- see the entire Linear Regulator IP, Output: 2.8V/20mA, UMC 55nm SP process datasheet
- get in contact with Linear Regulator IP, Output: 2.8V/20mA, UMC 55nm SP process Supplier
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA - 10GbE, 25GbE
- NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software