English
You are here:
Quadrature Output PLL - TSMC 90-nm - Low Jitter 1.9GHz to 2.5 Ghz
The Clock generator PLL is designed to multiply an input clock signal by an integer 40 and 50. It does not provide any de-skew functionality . The output is 2.5GHz with 50% duty cycle with quadrature phases.
View Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL full description to...
- see the entire Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL datasheet
- get in contact with Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL Supplier
Low Jitter IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Low Phase Noise, High-performance Digital LC PLL
- Low jitter 4.96GHz to 5.6GHz PLL in TSMC N40
- PCIe/HCSL Differential IO Buffer - TSMC 16FFC
- Low jitter, low-power clock-deskew PLL operating from 6GHz to 9.5GHz
- Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz