7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Low-Latency IP 10G Ethernet MAC
INTERFACES:
On the Ethernet side, the MAC/SerDes interfaces directly to the optical module. No external PHY required.
On the internal user logic side, it has 3 interfaces. Two are FIFO interfaces. One FIFO interface is used for transmit purposes. The other is used for receiving purposes. A third interface is also available for direct data receiving, ultra low latency mode. This direct interface runs at 64 bit 156MHz Ethernet clock rate, offers the lowest possible latency. The FIFO interfaces runs at much higher frequency than the Ethernet clock rate.
Sustain full 10G line rate performance on both the receiving and transmitting side. Best performance even at smallest Ethernet packet size
View Low-Latency IP 10G Ethernet MAC full description to...
- see the entire Low-Latency IP 10G Ethernet MAC datasheet
- get in contact with Low-Latency IP 10G Ethernet MAC Supplier