NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Low-leakage LDO in TSMC 22ULL supporting up to 3.63 V input voltage
View Low-leakage LDO in TSMC 22ULL supporting up to 3.63 V input voltage full description to...
- see the entire Low-leakage LDO in TSMC 22ULL supporting up to 3.63 V input voltage datasheet
- get in contact with Low-leakage LDO in TSMC 22ULL supporting up to 3.63 V input voltage Supplier
Block Diagram of the Low-leakage LDO in TSMC 22ULL supporting up to 3.63 V input voltage
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL