Low power AI accelerator
The LMU was engineered by emulating the algorithm used by time-cells, a kind of neuron, in the human brain. The work was done by ABR in partnership with the neuroscience engineering research lab at U Waterloo where our company was spun out of.
View Low power AI accelerator full description to...
- see the entire Low power AI accelerator datasheet
- get in contact with Low power AI accelerator Supplier
time series AI accelerator IP
- Edge AI Accelerator NNE 1.0
- Tensilica AI Boost
- AI Inference IP. Ultra-low power, tiny, std CMOS. ~ 100K parameter RNN
- Modern Audio DSP, designed for battery operated, high-performance, audio and voice applications
- 32-bit RISC-V processor specifically designed for the Automotive and Functional Safety markets