Low power, high speed, and high density configurable SRAM
The coolSRAM-6T IP is based on the production-proven, foundry-provided 6T SRAM cell and offers advanced leakage control features, near zero setup times and optional column and row redundancy.
Use of patented Novelics circuit technologies minimize leakage current and active power in both the memory core and the peripheral circuit. This is complemented by optional power management modes that can be applied to the entire memory core or restricted to specific memory blocks. In addition, the SRAM-6T has been optimized to meet the performance requirements of very high speed applications such as processor cache.
The coolSRAM-6T IP has been thoroughly silicon validated to ensure the highest level of manufacturability. The compilers have been extensively verified and characterized to help ensure the highest quality of deliverables.
View Low power, high speed, and high density configurable SRAM full description to...
- see the entire Low power, high speed, and high density configurable SRAM datasheet
- get in contact with Low power, high speed, and high density configurable SRAM Supplier