English
7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
You are here:
Low Power PLL for 55nm UMC ULP CMOS
The OT3135 is a flexible low power clock multiplier PLL function with a wide range of input and output frequencies, and is designed for UMC 55nm, CMOS processes.
View Low Power PLL for 55nm UMC ULP CMOS full description to...
- see the entire Low Power PLL for 55nm UMC ULP CMOS datasheet
- get in contact with Low Power PLL for 55nm UMC ULP CMOS Supplier
Block Diagram of the Low Power PLL for 55nm UMC ULP CMOS
clock IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- Adaptive Clock Generation Module for DVFS and Droop Response
- TSMC CLN20SOC 20nm Clock Generator PLL - 700MHz-3500MHz
- Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock
- MEMS-based Clock Generator with On-chip Temperature Compensation
- IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core