Aeonic Generate Digital PLL for multi-instance, core logic clocking
LVDS Combo with PVT Compensation - TSMC 12nm 12FFC,FFC+
View LVDS Combo with PVT Compensation - TSMC 12nm 12FFC,FFC+ full description to...
- see the entire LVDS Combo with PVT Compensation - TSMC 12nm 12FFC,FFC+ datasheet
- get in contact with LVDS Combo with PVT Compensation - TSMC 12nm 12FFC,FFC+ Supplier
interface IP IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface