English
2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
You are here:
LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process
DLL-based LVDS RX, VCC=3.3 for 20M~135MHz and VCC=2.5 for 20M~100MHz operation frequency, UMC 0.13um HS FSG Logic process.
View LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process full description to...
- see the entire LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process datasheet
- get in contact with LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process Supplier
LVDS IP
- TSMC GF LVDS Tx/Rx with optional CMOS I/O
- TSMC FPD-Link / OpenLDI / LVDS forwarded clock SERDES Link
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF