MIPI D-PHY Tx-Only 2 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
LVDS Rx IO IP, 500Mbps, UMC 90nm LL process
View LVDS Rx IO IP, 500Mbps, UMC 90nm LL process full description to...
- see the entire LVDS Rx IO IP, 500Mbps, UMC 90nm LL process datasheet
- get in contact with LVDS Rx IO IP, 500Mbps, UMC 90nm LL process Supplier
LVDS IP
- Bi-Directional LVDS with LVCMOS
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane