English
Inline Memory Encryption (IME) Security Module for DDR/LPDDR
You are here:
LVDS Rx IO IP, UMC 0.18um G2 process
0.13um LVDS RX IO PAD, UMC 0.13um HS/HVT-FSG process.
View LVDS Rx IO IP, UMC 0.18um G2 process full description to...
- see the entire LVDS Rx IO IP, UMC 0.18um G2 process datasheet
- get in contact with LVDS Rx IO IP, UMC 0.18um G2 process Supplier
LVDS IP
- Bi-Directional LVDS with LVCMOS
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane